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Abstract: We design the fixed-width RPR with error compensation circuit via analyzing of probability and 
statistics. While using partial product relation to input correction vector and minor input correction 
vector to reduce the truncation errors, the hardware complexity of error compensation circuit could be 
simplified. Within this paper, we advise a dependable low-power multiplier design by adopting 
algorithmic noise tolerant (ANT) architecture using the fixed-width multiplier to construct the lower 
precision replica redundancy block (RPR). The reduced-current low-power merit within the presented 
ANT design can nonetheless be preserved under process deviation and-temperature environments. Under 
lower Kvos, the ability consumption could be decreased. The suggested ANT architecture can satisfy the 
need for high precision, low power consumption, and area efficiency. Within an ANT multiplier, circuit 
area within our fixed-width RPR could be decreased and power consumption within our ANT design 
could be saved compared to the condition-of-art ANT design. The RPR area is yet another main factor 
which will modify the power saving. The truncated RPRs are examined from word period of 5 to 10 bits 
using Synopsys design complier CAD tool. Hence, we compare the circuitry area occupied through the 
fixed-width RPR multiplier and also the full-width RPR multiplier. 
Keywords: Algorithmic Noise Tolerant (ANT); Fixed-Width Multiplier; Reduced-Precision Replica 
(RPR); Voltage Overscaling (VOS); 
I. INTRODUCTION 
To reduce the ability dissipation, supply current 
scaling is broadly used as a good low-power 
technique because the power consumption in 
CMOS circuits is proportional towards the square 
of supply current. A hostile low-power technique, 
known as current overscaling (VOS), was 
suggested to reduce supply current beyond critical 
supply current without having to sacrifice the 
throughput. However, VOS results in severe 
degradation in signal-to-noise ratio (SNR). A 
manuscript algorithmic noise tolerant (ANT) 
technique combined VOS primary block with 
reduced-precision replica (RPR), which combats 
soft errors effectively while achieving significant 
economical [1]. The RPR designs within the ANT 
designs can operate in an exceedingly fast manner, 
however their hardware complexity is simply too 
complex. Consequently, the RPR design within the 
ANT style of remains the most widely used design 
due to its simplicity. However, adopting with RPR 
should still pay extra area overhead and power 
consumption. Within this paper, we further 
suggested a good way while using fixed-width RPR 
to exchange the entire-width RPR block. While 
using fixed-width RPR, the computation error 
could be remedied with lower power consumption 
minimizing area overhead. We take utilization of 
probability, statistics, and partial product weight 
analysis to obtain the approximate compensation 
vector for any more precise RPR design. So as not 
to improve the critical path delay, we restrict the 
compensation circuit in RPR should not be found 
in the critical path. Consequently, we are able to 
realize the ANT design with smaller sized circuit 
area, lower power consumption, minimizing critical 
supply current. 
 
Fig.1.Proposed system 
II. METHODOLOGY 
Within the ANT technique, a duplicate from the 
MDSP however with reduced precision operands 
and shorter computation delay can be used as EC 
block. Under VOS, there are a variety of input-
dependent soft errors in the output ya[n] however, 
RPR output yr [n] continues to be correct because 
the critical path delay from the replica. The ANT 
technique includes both primary digital signal 
processor (MDSP) and error correction (EC) block. 
Within this paper, we further suggested the fixed-
width RPR to exchange the entire-width RPR block 
within the ANT design. The fixed-width designs 
are often used in DSP applications to prevent 
infinite development of bit width. Reducing n-bit 
least significant bit (LSB) output is a well-liked 
means to fix create a fixed-width DSP with n-bit 
input and n-bit output. The hardware complexity 
and power use of a set-width DSP is generally 
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about 50 % from the full-length one. However, 
truncation of LSB part leads to rounding error, 
which must be compensated precisely. The circuit 
complexity to pay with constant remedied value 
could be simpler compared to variable correction 
value however, the variable correction approaches 
are often more precise [2]. Unlike, our 
compensation technique is to pay the truncation 
error between your full-length MDSP multiplier 
and also the fixed-width RPR multiplier. In 
nowadays, there are lots of fixed-width multiplier 
designs applied fully-width multipliers. However, 
there's still no fixed-width RPR design put on the 
ANT multiplier designs. To attain more precise 
error compensation, we compensate the truncation 
error with variable correction value. We construct 
the mistake compensation circuit mainly while 
using partial product terms using the largest weight 
whatsoever significant segment. The mistake 
compensation formula utilizes probability, 
statistics, and straight line regression analysis to 
obtain the approximate compensation value. In 
order to save hardware complexity, the 
compensation vector within the partial product 
terms using the largest weight whatsoever 
significant segment is directly inject in to the fixed-
width RPR, which doesn't need extra compensation 
logic gates [3]. To help lower the compensation 
error, we think about the impact of truncated 
products using the second most critical bits around 
the error compensation. We advise a mistake 
compensation circuit utilizing a simple minor input 
correction vector to compensation the mistake 
continued to be. So as not to improve the critical 
path delay, we locate the compensation circuit 
within the noncritical road to the fixed-width RPR. 
Compared to the entire-width RPR design, the 
suggested fixed-width RPR multiplier not just 
performs with greater SNR but additionally with 
lower circuitry area minimizing power 
consumption. Within the ANT design, the part of 
RPR would be to correct the errors occurring 
within the creation of MDSP and keep the SNR of 
whole system while lowering supply current. To 
judge the precision of the fixed-width RPR, we are 
able to exploit the main difference between your 
(n/2)-bit fixed-width RPR output and also the 2n-
bit full-length MDSP output. The origin of errors 
generated within the fixed-width RPR is covered 
with the part products of ICV given that they 
possess the largest weight. By statistically 
analyzing the truncated distinction between MDSP 
and glued-width RPR with uniform input 
distribution, we are able to discover the 
relationship between f (EC) and ß. Therefore, we 
are able to apply multiple input error compensation 
vectors to help boost the error compensation 
precision. Before directly injecting the 
compensation vector ß in to the fixed-width RPR, 
we go further to make sure the load for that partial 
product terms in ICV with similar partial product 
summation value ß however with different 
locations. Therefore, we use the same weight of 
unity to every input correction vector element [4]. 
This conclusion is advantageous for all of us to 
inject the compensation vector ß in to the fixed-
width RPR directly. In this manner, no extra 
compensation logic gates are essential with this 
part compensation and just wiring are essential. 
Finally, the suggested error compensation formula 
is expressed. we are able to show the compensation 
error is effectively decreased by adopting ICV 
along with MICV while evaluating using the 
situation of fixed-width RPR only using the 
compensation vector of ß along with the situation 
of full-width RPR. To help think about the 
temperature and process variation, performance 
comparisons from the output SNR under various 
process corners with various Kvos. The reduced-
current low-power merit within the presented ANT 
design can nonetheless be preserved under process 
deviation and-temperature environments. Under 
lower Kvos, the ability consumption could be 
decreased. However, the hardware complexity rise 
in the ANT-based design would result in power 
consumption increase. To judge and compare the 
performance from the suggested fixed-width RPR 
based ANT design and also the previous full width 
RPR-based ANT design, we implemented both of 
these ANT designs inside a 12-bit by 12-bit 
multiplier. The primary performance indexes 
would be the precision of RPR blocks, the plastic 
section of RPR blocks, the critical computation 
delay of RPR blocks, the mistake possibility of 
RPR blocks under VOS, and also the cheapest 
reliable operating supply current under VOS. To 
judge the signal quality performance of numerous 
designs under VOS, we compare the mistake 
possibility of various RPR blocks under VOS by 
injecting 10 000 input random patterns as test 
bench. The RPR area is yet another main factor 
which will modify the power saving [5]. Hence, we 
compare the circuitry area occupied through the 
fixed-width RPR multiplier and also the full-width 
RPR multiplier. The truncated RPRs are examined 
from word period of 5 to 10 bits using Synopsys 
design complier CAD tool. 
III. CONCLUSION 
Within the suggested fixed width RPR-based ANT 
design, the critical path is decreased with greater 
compensation precision minimizing hardware area. 
Within this paper, a minimal-error and area-
efficient fixed-width RPR-based ANT multiplier 
design is presented. The suggested 12-bit ANT 
multiplier circuit is implemented in TSMC 90-nm 
process and it is plastic area is 4616.5 µm2. Under 
.6 V supply current and 200-MHz operating 
frequency. Within the presented 12-bit by 12-bit 
ANT multiplier, the circuitry area within our fixed-
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width RPR could be saved through the cheapest 
reliable operating supply current within our ANT 
design could be decreased VDD, and power 
consumption within our ANT design could be 
saved compared to the condition-of-art ANT 
design. The reduced-current low-power merit 
within the presented ANT design can nonetheless 
be preserved under process deviation and-
temperature environments. Under lower Kvos, the 
ability consumption could be decreased. 
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